Anti-reflection coating (ARC) on crystalline silicon solar cell plays an important role in preventing potential induced degradation (PID). In this work, we present a dual-layer ARC for increased resistance to potential induced degradation. By introducing a thin SiO y N x layer between the SiN x layer and the Si substrate, an improved chemical surface passivation was obtained. A 0.1% absolute gain in conversion efficiency was obtained compared to the result of single SiN x coated multi-crystalline solar cell. In addition, the SiO y N x /SiN x stack increased the resistance to PID, showing a nearly zero degradation in shunt resistance (R sh ) after a 24 hours PID-sensitivity test, performed at high voltage (-1000 V) and 60 o C. In comparison, the Rsh of multi-crystalline silicon solar cells coated with single SiN x layer degraded by 30%. Capacitance-voltage and leakage current measurements indicate that the main factor for PID-sensitivity was the dielectric layer, especially the charge trapping centers in the dielectric. The to charge trapping center degrades both the quality of the dielectric/substrate interface and increases the leakage current.
Introduction
Potential-induced degradation (PID) is common but complicated phenomenon. It is not only observed on rear junction n-type solar cells when biased a high positive voltage but also on front junctions p-type solar cells when biased a high negative voltage, between the solar cells and the front surface or the frame of the modules [1] [2] respectively.
Anti-reflection coating (ARC) on crystalline silicon solar cell plays an important role not only on optical absorption but also on PID sensitivity. Refractive index of SiN x ARC is reported to influence the PID sensitivity. It has been reported that PID can be suppressed by simply changing the refractive index of SiN x layers (n=2.0~2.1) to higher value, for example a single SiN x film with refractive index above 2.1, or multilayer composed of SiN x layers with graded refractive indices [3] . The SiN x film with higher refractive index has higher electrical conductivity. Therefore, there are two possible reasons for high refractive index SiN x films with high PID resistance: Firstly, the decrease of voltage drops across the high conductivity film SiN x films can prevent Na + to drift through [4] ; secondly, Na + can be neutralized when it drifts through the conductive films [5] . However, this approach has a significant disadvantage in losing conversion efficiency due to the optical loss.
In this work, we introduced a superior ARC layer SiO y N x / SiN x replacing of single SiN x layer to improve the PID resistance in silicon solar cells. For this study, the typical, optimized SiN x capping layer is utilized. We investigated the leakage current, charge trap in the ARC layers. Based on these results, the reason for the difference of PIDsensitivity between single SiN x layer and SiO y N x /SiN x stack coated multi-crystalline silicon (mc-Silicon) solar cells were discussed.
Experimental
SiO y N x layers were deposited with pure silane SiH 4 , and nitrous oxide N 2 O as precursor gases via a PlasmaLab System 133 from Oxford Instruments in the Institute of Energy Technology, Norway (IFE) [6] . The flow of N 2 O and SiH 4 was kept at value of 20 and 45 sccm respectively. The deposition of SiO y N x was made using a Rf power density of 47 mW/cm 2 , temperature of 130 o C and pressure of 500 mTorr. In this study, SiN x layers were deposited in the same facility using NH 3 and SiH 4 as precursor gases at optimal conditions for silicon surface passivation: a deposition temperature of 400 °C, power of 58 mW/cm 2 , and pressure of 800 mTorr. The thickness and optical refractive index were measured by means of spectroscopic ellipsometry (JobinYvon UVISEL).
For the PID investigation, standard industrial p-type multi-crystalline silicon (mc-silicon) solar cells were manufactured. P-type solar grade mc-Si wafers with 1-5 ·cm resistivity were used as the substrate for solar cell fabrication. After saw-damage etching (acidic texturing) in HNO 3 and HF mixed solution and HF/HCl solution cleaning, a phosphorus-doped 80 / emitter was formed via POCl 3 diffusion in a conventional diffusion tube furnace. Then wet chemical isolation and cleaning were conducted. After complement of texture, emitter diffusion and edge isolation in solar cell manufacture factory, the wafers were transferred to IFE to deposit the front surface antireflection SiO y N x / SiN x stacks and single SiN x layers. The deposition parameters for SiO y N x and SiN x were as mentioned above. Before deposition the ARC, the wafers were cleaned by oxidation in an SPM solution for 10 min and then the silicon oxide was removed in diluted hydrofluoric acid (1wt %) for 1 min. As for the SiO y N x / SiN x stacks, there were two groups: 1) SiO y N x (8 nm, n=1.8)/ SiN x (72 nm, n=2.04); 2) SiO y N x (30 nm, n=1.8)/ SiN x (50 nm, n=2.04). The reference mc-silicon solar cell is the one coated with single 80 nm SiN x layers (refractive index n= 2.04). After finishing the ARC deposition, the wafers were transferred to the same solar cell factory to complete the solar cell preparation and light current-voltage measurement.
The PID tests were preceded through the in -situ recording of shunt resistance of R sh . A sandwich structure (Glass-EVA-cell-metal plate) without lamination was adopted for the PID-sensitivity measurements. The investigation was performed with a PIDcon instrument (Reiberg Instruments GmbH) through in-situ recording of R sh at 60 o C with an applied negative voltage of 1000 V. In this method, it takes the shunt resistance as PID-sensitivity because PID usually accompanies shunt resistance degradation and leakage current increase.
Double polished p-Si 4" FZ wafers with resistivity of 1-3 cm and a thickness of 280 m were used for electrical characterization: capacitance-voltage (C-V) and leakage current measurements. Metal-dielectric-semiconductor capacitors were prepared for high frequency capacitance-voltage and leakage current measurements (Keithley 4200-SCS) of the SiO y N x / SiN x stacks and single SiN x films. The ARC coated silicon wafer for C-V characterization were fired at approximately 800 °C for a few seconds using the same optimal contact resistance-generating temperature profile applied to the co-firing screen printing of Ag and Al bulk paste during the production of silicon solar cells. After firing, aluminum dots with variable area were evaporated on the surface of the SiN x using a shadow mask. The back contacts were achieved by evaporating a uniform aluminum layer on the silicon substrate. The leakage current through the layers was measured while the voltage in 0.2V from 0 to 25 V, as introduced in paper [5] . Table 1 shows the electrical performance of mc-silicon solar cells coated with SiO y N x /SiN x dual layer and SiN x single layer, respectively. The efficiency of the stack coated solar cell was 17.2%, independent on the thickness of SiO y N x layers; efficiency of 17.1% was obtained for the single-layer SiN x coating reference sample. It shows that 0.1% absolute gain in conversion efficiency can be obtained by introducing SiO y N x /SiN x as an ARC instead of a SiN x single layer. Moreover, the thickness variation of SiO y N x layers seems to have limited effect on the solar cell conversion efficiency. To investigate the behavior of the SiO y N x /SiN x -coated silicon solar cells during PID, a sensitivity analysis for PID of non-encapsulated mc-silicon solar cells was conducted. Fig. 1 shows the shunt resistance as a function of time during the PID-sensitivity test. It can be seen that R sh for reference solar cells degraded by 30% after a 24 hour high voltage and temperature stress test, whereas the cells coated with SiO y N x /SiN x stacks did not show any degradation. From these results, it is clear that inserting a SiO y N x layer improves the PID resistance of mc-silicon solar cells. There is no difference between the results of the 8 nm and 30 nm SiO y N x layer-coated solar cells after 24 h of PID test. The corresponding current density-Voltage curves (proportional to leakage current) are shown in Fig. 2 . The three anti-reflection structures exhibit very similar conduction properties. In this measured voltage range, there is without the feature of electric of breakdown. The current density slightly increases with the decrease of SiON x thicknesses. That means inserting a SiO y N x layer increase the stack's electrical isolation. The SiO y N x / SiN x stack have lower conductivity but higher resistance to PID compared to that of single SiN x layer. This is not consisted with the earlier reports, in which the solar cell only coated with conductive SiN x layer could present anti-PID properties [7] . Therefore, the suppression of PID-sensitivity by inserting a thin SiO y N x layer between the Si and SiN x layer can't be attributed to the conductivity of dielectric layers. That means the conductivity in the ARC does not provide a reasonable explanation for the excellent PID resistance of the SiO y N x /SiN x stacked layer coated silicon solar cells. The hysteresis shape of C -V curves for three different anti-reflection layers is shown in Fig. 3 . C-V curves showed a hysteresis loop in an anti-clockwise direction. This indicates that the charge exchange mechanism is due to hole trapping by the charge trapping center. In the C-V curves as shown in Figure 3 , the hysteresis gradually weaken with increasing of the thickness SiON x layer. The hysteresis ( V hys) of the C-V curves for single SiN x , SiO y N x (8nm)/SiN x , and SiO y N x (30nm)/SiN x are 13.4 V, 2.5 V and 0.2 V respectively. The hysteresis (13.4 V) indicates the SiN x film has excellent charge storage characteristics. Inserting the SiO y N x layers degrades the charge storage characteristics of ARC. The higher V hys value implies there are more trapped centers in the dielectric films. The hysteresis gradually weakens with increasing SiO y N x layer thickness. That implies less charge trapping defects are present in the SiO y N x /SiN x stacks compared to that for the SiN x single layer. In addition, we have calculated the density of interface state (D it ) within the forbidden gap using the single frequency method [8] and fixed charge density Q f (as shown in Table 2 ). By inserting a SiO y N x layer between SiN x and silicon substrate the D it was decreased from 4.6 × 10 11 to 7.6× 10 9 cm -2 eV -1 , indicating an enhanced chemical passivation of the silicon surface. As inserting SiO y N x layer and increasing which thickness, Q f slightly decreases. Q f at the interface usually is contributed by K center defects ( Si N) present in the SiN x films [9] . K center is a charge trapping center and can trap hole and electron. The D it and Q f decrease implies the structure defect in the ARC and at the ARC/Si interface decrease after inserting SiO y N x layer. The availability of charge trapping centers in dielectric layers around the femi level facilitates hole from Si valence band into empty trap states in the dielectric, believed to be silicon dangling bonds. The hysteresis observed in C-V curves should be in relation with the above-mentioned processes. The single SiN x layers possess larger density of trapping centers, and thus show larger V hys . The accumulated positive charges build an electrical field at the silicon surface attracting electrons from the Si conduction band into the interface trap states and the dielectric layer. Now, diffusion of Na + ions is thought as the main cause of the PID effect for solar cell modules. Na + ions can potentially be captured and accumulated at these trap states when they diffuse into the SiN x films. The trapped positive charges in the films may break weak Si-H bonds and generate more trapped centers resulting in degradation of the Si surface passivation [10] . Moreover, the injected charge carries from silicon will show up as leakage current. These two effects may contribute to the PID of solar cell. Further discussion about the advantages of replacing single SiN x layers with SiO y N x /SiN x stacks to create a more PID-resistant ARC layer will be carried out before long. The work will mainly focus on the contribution of the trapped charge density in the dielectric bulk by controlling the fraction of Si-O, Si-N and N-H, Si-H bonds in SiO y N x films. This will present more clear information how the C-V characteristic summarize mechanisms and parameters involved PID. 
Results

Conclusions
Inserting a SiO y N x layer at the interface of SiN x / Si can decrease the density of interface state and thus improve the silicon surface passivation. The PID-sensitivity was suppressed and electrical performance was improved for cells coated with a SiO y N x /SiN x stack as compared to mu-silicon cells coated with a SiN x single layer. A 0.1% absolute efficiency gain was observed between the stack and single SiN x layer coated mc-silicon solar cells. The single-layer SiN x coated mc-silicon solar cell showed the largest degradation, above 30%, after 24 h. However, the two-layer stack coated mc-silicon solar cell presented nearly zero degradation after PID testing for 24 h. Characterization results from leakage current and C-V showed that the key for PID resistance was the charge trapping center in the dielectric layer.
